View HFBR-5803_448578.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HFBR-5803/5803T/5803A/5803AT FDDI, 100 Mb/s ATM, and Fast Ethernet Transceivers in Low Cost 1 x 9 Package Style
Data Sheet
Features * Full compliance with the optical performance requirements of the FDDI PMD standard * Full compliance with the FDDI LCF-PMD standard * Full compliance with the optical performance requirements of the ATM 100 Mb/s physical layer * Full compliance with the optical performance requirements of 100 Base-FX version of IEEE 802.3u * Multisourced 1 x 9 package style with choice of duplex SC or duplex ST* receptacle * Wave solder and aqueous wash process compatible * Manufactured in an ISO 9002 certified facility * Single +3.3 V or +5 V power supply Applications * Multimode fiber backbone links * Multimode fiber wiring closet to desktop links * Very low cost multimode fiber links from wiring closet to desktop * Multimode fiber media converters
*ST is a registered trademark of AT&T Lightguide Cable Connectors. Note: The "T" in the product numbers indicates a transceiver with a duplex ST connector receptacle. Product numbers without a "T" indicate transceivers with a duplex SC connector receptacle.
Description The HFBR-5800 family of transceivers from Agilent provide the system designer with products to implement a range of Fast Ethernet, FDDI and ATM (Asynchronous Transfer Mode) designs at the 100 Mb/s-125 MBd rate. The transceivers are all supplied in the industry standard 1 x 9 SIP package style with either a duplex SC or a duplex ST* connector interface. FDDI PMD, ATM and Fast Ethernet 2 km Backbone Links The HFBR-5803/5803T are 1300 nm products with optical performance compliant with the FDDI PMD standard. The FDDI PMD standard is ISO/IEC 9314-3: 1990 and ANSI X3.166 - 1990. These transceivers for 2 km multimode fiber backbones are supplied in the small 1 x 9 duplex SC or ST package style. The HFBR-5803/-5803T is useful for both ATM 100 Mb/s interfaces and Fast Ethernet 100 Base-FX interfaces. The ATM Forum User-Network Interface (UNI) Standard, Version 3.0, defines the Physical Layer for 100 Mb/s Multimode Fiber Interface for ATM in Section 2.3 to be the FDDI PMD Standard.
Likewise, the Fast Ethernet Alliance defines the Physical Layer for 100 Base-FX for Fast Ethernet to be the FDDI PMD Standard. ATM applications for physical layers other than 100 Mb/s Multimode Fiber Interface are supported by Agilent. Products are available for both the single mode and the multimode fiber SONET OC-3c (STS-3c) ATM interfaces and the 155 Mb/s-194 MBd multimode fiber ATM interface as specified in the ATM Forum UNI. Contact your Agilent sales representative for information on these alternative Fast Ethernet, FDDI and ATM products. Ordering Information The HFBR-5803/5803T/5803A/ 5803AT 1300 nm products are available for production orders through the Agilent Component Field Sales Offices and Authorized Distributors world wide. 0 C to +70 C HFBR-5803/5803T -10 C TO +85 C HFBR-5803A/5803AT
Transmitter Sections The transmitter section of the HFBR-5803 and HFBR-5805 series utilize 1300 nm Surface Emitting InGaAsP LEDs. These LEDs are packaged in the optical subassembly portion of the transmitter section. They are driven by a custom silicon IC which converts differential PECL logic signals, ECL referenced (shifted) to a +3.3 V or +5 V supply, into an analog LED drive current. Receiver Sections The receiver sections of the HFBR-5803 and HFBR-5805 series utilize InGaAs PIN photodiodes coupled to a custom silicon transimpedance preamplifier IC. These are packaged in the optical subassembly portion of the receiver. These PIN/preamplifier combinations are coupled to a custom quantizer IC which provides the final pulse shaping for the logic output and the Signal Detect function. The data output is differential. The signal detect output is single-ended. Both data and signal detect outputs are PECL compatible, ECL referenced (shifted) to a +3.3 V or +5 V power supply. Package The overall package concept for the Agilent transceivers consists of the following basic elements; two optical subassemblies, an electrical subassembly and the housing as illustrated in Figure 1 and Figure 1a.
The package outline drawings and pin out are shown in Figures 2, 2a and 3. The details of this package outline and pin out are compliant with the multisource definition of the 1 x 9 SIP. The low profile of the Agilent transceiver design complies with the maximum height allowed for the duplex SC connector over the entire length of the package. The optical subassemblies utilize a high volume assembly process together with low cost lens elements which result in a cost effective building block. The electrical subassembly consists of a high volume multilayer printed circuit board on which the IC chips and various surfacemounted passive circuit elements are attached. The package includes internal shields for the electrical and optical subassemblies to ensure low EMI emissions and high immunity to external EMI fields.
The outer housing including the duplex SC connector receptacle or the duplex ST ports is molded of filled nonconductive plastic to provide mechanical strength and electrical isolation. The solder posts of the Agilent design are isolated from the circuit design of the transceiver and do not require connection to a ground plane on the circuit board. The transceiver is attached to a printed circuit board with the nine signal pins and the two solder posts which exit the bottom of the housing. The two solder posts provide the primary mechanical strength to withstand the loads imposed on the transceiver by mating with duplex or simplex SC or ST connectored fiber cables.
ELECTRICAL SUBASSEMBLY DIFFERENTIAL DATA OUT SINGLE-ENDED SIGNAL DETECT OUT QUANTIZER IC PREAMP IC
DUPLEX SC RECEPTACLE PIN PHOTODIODE
OPTICAL SUBASSEMBLIES
DIFFERENTIAL DATA IN DRIVER IC
LED
TOP VIEW
Figure 1. SC Connector Block Diagram.
2
ELECTRICAL SUBASSEMBLY DIFFERENTIAL DATA OUT SINGLE-ENDED SIGNAL DETECT OUT QUANTIZER IC PREAMP IC
DUPLEX ST RECEPTACLE PIN PHOTODIODE
OPTICAL SUBASSEMBLIES
DIFFERENTIAL DATA IN DRIVER IC
LED
TOP VIEW
Figure 1a. ST Connector Block Diagram.
Case Temperature Measurement Point
39.12 MAX. (1.540)
12.70 (0.500)
6.35 (0.250)
25.40 MAX. (1.000)
AREA RESERVED FOR PROCESS PLUG
12.70 (0.500)
AGILENT
HFBR-5803 DATE CODE (YYWW) SINGAPORE + 0.08 - 0.05 + 0.003 ) (0.030 - 0.002 0.75
5.93 0.1 (0.233 0.004)
3.30 0.38 (0.130 0.015)
10.35 MAX. (0.407)
2.92 (0.115) O 0.46 (9x) (0.018) NOTE 1
18.52 (0.729) 4.14 (0.163
1.27 + 0.25 - 0.05 (0.050 + 0.010 ) - 0.002 NOTE 1
23.55 (0.927)
20.32 [8x(2.54/.100)] (0.800)
16.70 (0.657)
17.32 20.32 23.32 (0.682 (0.800) (0.918)
0.87 (0.034)
23.24 (0.915)
15.88 (0.625)
NOTE 1: THE SOLDER POSTS AND ELECTRICAL PINS ARE PHOSPHOR BRONZE WITH TIN LEAD OVER NICKEL PLATING. DIMENSIONS ARE IN MILLIMETERS (INCHES).
Figure 2. SC Connector Package Outline Drawing with standard height.
3
42 MAX. (1.654) 24.8 (0.976) 5.99 (0.236)
25.4 MAX. (1.000)
12.7 (0.500)
HFBR-5803T DATE CODE (YYWW) SINGAPORE
Case Temperature Measurement Point
12.0 MAX. (0.471)
3.2 (0.126) O 0.46 (0.018) NOTE 1
20.32
0.38 ( 0.015)
3.3 0.38 (0.130 0.015) + 0.25 - 0.05 (0.050) + 0.010 ( - 0.002 ) 1.27 20.32 (0.800)
O 2.6 (0.102)
20.32 [(8x (2.54/0.100)] (0.800) 22.86 (0.900) 21.4 (0.843)
17.4 (0.685)
3.6 (0.142)
1.3 (0.051) 23.38 (0.921) 18.62 (0.733)
NOTE 1: PHOSPHOR BRONZE IS THE BASE MATERIAL FOR THE POSTS & PINS WITH TIN LEAD OVER NICKEL PLATING. DIMENSIONS IN MILLIMETERS (INCHES).
Figure 2a. ST Connector Package Outline Drawing with standard height.
1 = VEE 2 = RD 3 = RD 4 = SD 5 = VCC 6 = VCC 7 = TD 8 = TD 9 = VEE TOP VIEW
Figure 3. Pin Out Diagram.
N/C Rx
Tx N/C
4
(
+ 0.08 0.5 - 0.05 (0.020) + 0.003 ( - 0.002
Application Information The Applications Engineering group in the Agilent Fiber Optics Communication Division is available to assist you with the technical understanding and design trade-offs associated with these transceivers. You can contact them through your Agilent sales representative. The following information is provided to answer some of the most common questions about the use of these parts. Transceiver Optical Power Budget versus Link Length Optical Power Budget (OPB) is the available optical power for a fiber optic link to accommodate fiber cable losses plus losses due to in-line connectors, splices, optical switches, and to provide margin for link aging and unplanned losses due to cable plant reconfiguration or repair. Figure 4 illustrates the predicted OPB associated with the transceiver series specified in this data sheet at the Beginning of Life (BOL). These curves represent the attenuation and chromatic plus modal dispersion losses associated with the 62.5/ 125 m and 50/125 m fiber cables only. The area under the curves represents the remaining OPB at any link length, which is available for overcoming nonfiber cable related losses. Agilent LED technology has produced 1300 nm LED devices with lower aging characteristics than normally associated with these technologies in the industry. The industry convention is 1.5 dB aging for 1300 nm LEDs. The Agilent 1300 nm LEDs will experience less than 1 dB of aging over normal commercial equipment mission life periods. Contact your Agilent sales representative for additional details. 5
Figure 4 was generated with a Agilent fiber optic link model containing the current industry conventions for fiber cable specifications and the FDDI PMD and LCF-PMD optical parameters. These parameters are reflected in the guaranteed performance of the transceiver specifications in this data sheet. This same model has been used extensively in the ANSI and IEEE committees, including the ANSI X3T9.5 committee, to establish the optical performance requirements for various fiber optic interface standards. The cable parameters used come from the ISO/IEC JTC1/SC 25/ WG3 Generic Cabling for Customer Premises per DIS 11801 document and the EIA/TIA-568-A Commercial Building Telecommunications Cabling Standard per SP-2840.
12
HFBR-5803, 62.5/125 m
When used in Fast Ethernet, FDDI and ATM 100 Mb/s applications the performance of the 1300 nm transceivers is guaranteed over the signaling rate of 10 MBd to 125 MBd to the full conditions listed in individual product specification tables.
2.5 TRANSCEIVER RELATIVE OPTICAL POWER BUDGET AT CONSTANT BER (dB) 2.0 1.5 1.0 0.5 0 0.5
0
25
50
75
100
125
150
175 200
SIGNAL RATE (MBd) CONDITIONS: 1. PRBS 27-1 2. DATA SAMPLED AT CENTER OF DATA SYMBOL. 3. BER = 10-6 4. TA = +25 C 5. VCC = 3.3 V to 5 V dc 6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.
10 OPTICAL POWER BUDGET (dB) 8 6 4 2
HFBR-5803 50/125 m
Figure 5. Transceiver Relative Optical Power Budget at Constant BER vs. Signaling Rate.
0
0.3 0.5
1.0
1.5
2.0
2.5
FIBER OPTIC CABLE LENGTH (km)
Figure 4. Optical Power Budget at BOL versus Fiber Optic Cable Length.
The transceivers may be used for other applications at signaling rates outside of the 10 MBd to 125 MBd range with some penalty in the link optical power budget primarily caused by a reduction of receiver sensitivity. Figure 5 gives an indication of the typical performance of these 1300 nm products at different rates. These transceivers can also be used for applications which require different Bit Error Rate (BER) performance. Figure 6 illustrates the typical trade-off between link BER and the receivers input optical power level.
Transceiver Signaling Operating Rate Range and BER Performance For purposes of definition, the symbol (Baud) rate, also called signaling rate, is the reciprocal of the shortest symbol time. Data rate (bits/sec) is the symbol rate divided by the encoding factor used to encode the data (symbols/bit).
1 x 10-2
1 x 10-3
BIT ERROR RATE
1 x 10-4 1 x 10-5 1 x 10-6 1 x 10-7 1 x 10-8 1 x 10-9 1 x 10-10 1 x 10-11 1 x 10-12
HFBR-5803 SERIES
violating the Annex E allocation example. In practice the typical contribution of the Agilent transceivers is well below these maximum allowed amounts. Recommended Handling Precautions Agilent recommends that normal static precautions be taken in the handling and assembly of these transceivers to prevent
damage which may be induced by electrostatic discharge (ESD). The HFBR-5800 series of transceivers meet MIL-STD-883C Method 3015.4 Class 2 products. Care should be used to avoid shorting the receiver data or signal detect outputs directly to ground without proper current limiting impedance.
CENTER OF SYMBOL
-6
-4
-2
0
2
4
RELATIVE INPUT OPTICAL POWER - dB CONDITIONS: 1. 155 MBd 2. PRBS 27-1 3. CENTER OF SYMBOL SAMPLING 4. TA = +25C 5. VCC = 3.3 V to 5 V dc 6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.
Rx
000 000 000 000
Tx
000 000 000 000
Figure 6. Bit Error Rate vs. Relative Receiver Input Optical Power.
NO INTERNAL CONNECTION
NO INTERNAL CONNECTION
Transceiver Jitter Performance The Agilent 1300 nm transceivers are designed to operate per the system jitter allocations stated in Tables E1 of Annexes E of the FDDI PMD and LCF-PMD standards. The Agilent 1300 nm transmitters will tolerate the worst case input electrical jitter allowed in these tables without violating the worst case output jitter requirements of Sections 8.1 Active Output Interface of the FDDI PMD and LCF-PMD standards. The Agilent 1300 nm receivers will tolerate the worst case input optical jitter allowed in Sections 8.2 Active Input Interface of the FDDI PMD and LCF-PMD standards without violating the worst case output electrical jitter allowed in the Tables E1 of the Annexes E. The jitter specifications stated in the following 1300 nm transceiver specification tables are derived from the values in Tables E1 of Annexes E. They represent the worst case jitter contribution that the transceivers are allowed to make to the overall system jitter without 6
HFBR-5803 TOP VIEW
Rx VEE 1
000 000 000 000
0000 0000 0000 0000
RD 2
0000 0000 0000 0000
RD 3
0000 0000 0000 0000
SD 4
0000 0000 0000 0000
Rx VCC 5
0000 0000 0000 0000
Tx VCC 6
0000 0000 0000 0000
TD 7
0000 0000 0000 0000
TD 8
Tx VEE 9
000 000 000 000
C1
C2 VCC
TERMINATION AT PHY DEVICE INPUTS
L1 VCC R5 R7 C6 R6 R8
L2
R2 R1
R3 R4 C5
C3 C4 VCC FILTER AT VCC PINS TRANSCEIVER R9 R10
TERMINATION AT TRANSCEIVER INPUTS
0000 0000 0000 0000 0000 0000
0000 0000 0000
0000 0000 0000
0000 0000 0000
0000 0000 0000
RD
RD
SD
VCC
TD
TD
NOTES: THE SPLIT-LOAD TERMINATIONS FOR ECL SIGNALS NEED TO BE LOCATED AT THE INPUT OF DEVICES RECEIVING THOSE ECL SIGNALS. RECOMMEND 4-LAYER PRINTED CIRCUIT BOARD WITH 50 OHM MICROSTRIP SIGNAL PATHS BE USED. R1 = R4 = R6 = R8 = R10 = 130 OHMS FOR +5.0 V OPERATION, 82 OHMS FOR +3.3 V OPERATION. R2 = R3 = R5 = R7 = R9 = 82 OHMS FOR +5.0 V OPERATION, 130 OHMS FOR +3.3 V OPERATION. C1 = C2 = C3 = C5 = C6 = 0.1 F. C4 = 10 F. L1 = L2 = 1 H COIL OR FERRITE INDUCTOR.
Figure 7. Recommended Decoupling and Termination Circuits
Solder and Wash Process Compatibility The transceivers are delivered with protective process plugs inserted into the duplex SC or duplex ST connector receptacle. This process plug protects the optical subassemblies during wave solder and aqueous wash processing and acts as a dust cover during shipping. These transceivers are compatible with either industry standard wave or hand solder processes. Shipping Container The transceiver is packaged in a shipping container designed to protect it from mechanical and ESD damage during shipment or storage. Board Layout - Decoupling Circuit and Ground Planes It is important to take care in the layout of your circuit board to achieve optimum performance from these
20.32 (0.800)
transceivers. Figure 7 provides a good example of a schematic for a power supply decoupling circuit that works well with these parts. It is further recommended that a contiguous ground plane be provided in the circuit board directly under the transceiver to provide a low inductance ground for signal return current. This recommendation is in keeping with good high frequency board layout practices. Board Layout - Hole Pattern The Agilent transceiver complies with the circuit board "Common Transceiver Footprint" hole pattern defined in the original multisource announcement which defined the 1 x 9 package style. This drawing is reproduced in Figure 8 with the addition of ANSI Y14.5M compliant dimensioning to be used as a guide in the mechanical layout of your circuit board.
2 x O 1.9 0.1 (0.075 0.004)
Board Layout - Art Work The Applications Engineering group has developed Gerber file artwork for a multilayer printed circuit board layout incorporating the recommendations above. Contact your local Agilent sales representative for details. Board Layout - Mechanical For applications providing a choice of either a duplex SC or a duplex ST connector interface, while utilizing the same pinout on the printed circuit board, the ST port needs to protrude from the chassis panel a minimum of 9.53 mm for sufficient clearance to install the ST connector. Please refer to Figure 8a for a mechanical layout detailing the recommended location of the duplex SC and duplex ST transceiver packages in relation to the chassis panel.
20.32 (0.800)
9 x O 0.8 0.1 (0.032 0.004)
2.54 (0.100) TOP VIEW
DIMENSIONS ARE IN MILLIMETERS (INCHES)
Figure 8. Recommended Board Layout Hole Pattern
7
42.0
0000 0000 0000 0000 0000 0000 9.53 0000 (NOTE 1) 0000 0000 0000 0000 0000 0000 0000 0000
24.8
12.0 0.51
12.09
0000 0000 0000 0000 0000
25.4
11.1 6.79 0.75
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
39.12
25.4
NOTE 1: MINIMUM DISTANCE FROM FRONT OF CONNECTOR TO THE PANEL FACE.
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
Figure 8a. Recommended Common Mechanical Layout for SC and ST 1 x 9 Connectored Transceivers.
Regulatory Compliance These transceiver products are intended to enable commercial system designers to develop equipment that complies with the various international regulations governing certification of Information Technology Equipment. See the Regulatory Compliance Table for details. Additional information is available from your Agilent sales representative.
Electrostatic Discharge (ESD) There are two design cases in which immunity to ESD damage is important. The first case is during handling of the transceiver prior to mounting it on the circuit board. It is important to use normal ESD handling precautions for ESD sensitive devices. These precautions include using grounded wrist straps, work benches, and floor mats in ESD controlled areas.
The second case to consider is static discharges to the exterior of the equipment chassis containing the transceiver parts. To the extent that the duplex SC connector is exposed to the outside of the equipment chassis it may be subject to whatever ESD system level test criteria that the equipment is intended to meet.
8
Regulatory Compliance Table
Feature
the Electrical Pins
Test Method
Method 3015.4
Performance
Meets Class 1 (<1999 Volts) Withstand up to 1500 V applied between electrical pins. Typically withstand at least 25 kV without damage when the Duplex SC Connector Receptacle is contacted by a Human Body Model probe. Typically provide a 13 dB margin (with duplex SC package) or a 9 dB margin (with duplex ST package) to the noted standard limits when tested at a certified test range with the transceiver mounted to a circuit card without a chassis enclosure. Typically show no measurable effect from a 10 V/m field swept from 10 to 450 MHz applied to the transceiver when mounted to a circuit card without a chassis enclosure.
Electrostatic Discharge (ESD) to MIL-STD-883C
Electrostatic Discharge (ESD) to Variation of the Duplex SC Receptacle Electromagnetic Interference (EMI) IEC 801-2 FCC Class B CENELEC CEN55022 Class B (CISPR 22B) VCCI Class 2 Immunity Variation of IEC 801-3
Electromagnetic Interference (EMI) Most equipment designs utilizing these high speed transceivers from Agilent will be required to meet the requirements of FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan.
200 Dl - TRANSMITTER OUTPUT OPTICAL SPECTRAL WIDTH (FWHM) - nm 3.0 1.5
In all well-designed chassis, two 0.5" holes for ST connectors to protrude through will provide 4.6 dB more shielding than one 1.2" duplex SC rectangular cutout. Thus, in a well-designed chassis, the duplex ST 1 x 9 transceiver emissions will be identical to the duplex SC 1 x 9 transceiver emissions. Immunity Equipment utilizing these transceivers will be subject to radio-frequency electromagnetic fields in some environments. These transceivers have a high immunity to such fields.
Transceiver Reliability and Performance Qualification Data The 1 x 9 transceivers have passed Agilent reliability and performance qualification testing and are undergoing ongoing quality monitoring. Details are available from your Agilent sales representative. These transceivers are manufactured at the Agilent Singapore location which is an ISO 9002 certified facility. Accessory Duplex SC Connectored Cable Assemblies Agilent recommends for optimal coupling the use of flexible-body duplex SC connectored cable. Accessory Duplex ST Connectored Cable Assemblies Agilent recommends the use of Duplex Push-Pull connectored cable for the most repeatable optical power coupling performance.
180
160
2.0
3.5
140 2.5 3.0 3.5 100 1200 1300 tr/f - TRANSMITTER OUTPUT OPTICAL RISE/FALL TIMES - ns 1320 1340 1360 1380
120
l C - TRANSMITTER OUTPUT OPTICAL CENTER WAVELENGTH - nm
HFBR-5803 FDDI TRANSMITTER TEST RESULTS OF l C, Dl AND tr/f ARE CORRELATED AND COMPLY WITH THE ALLOWED SPECTRAL WIDTH AS A FUNCTION OF CENTER WAVELENGTH FOR VARIOUS RISE AND FALL TIMES.
Figure 9. Transmitter Output Optical Spectral Width (FWHM) vs. Transmitter Output Optical Center Wavelength and Rise/Fall Times.
For additional information regarding EMI, susceptibility, ESD and conducted noise testing procedures and results on the 1 x 9 Transceiver family, please refer to Applications Note 1075, Testing and Measuring Electromagnetic Compatibility Performance of the HFBR-510X/ 520X Fiber Optic Transceivers.
9
4.40 1.975 1.25 10.0 1.025 1.00 0.975 0.90 0.075 4.850 5.6 1.525 0.525
100% TIME INTERVAL RELATIVE AMPLITUDE
40 0.7 0.50 0.725 0.725
0% TIME INTERVAL 0.10 0.025 0.0 -0.025 -0.05 10.0
0.075 5.6 1.525 0.525 4.850 80 500 ppm TIME - ns THE HFBR-5803 OUTPUT OPTICAL PULSE SHAPE SHALL FIT WITHIN THE BOUNDARIES OF THE PULSE ENVELOPE FOR RISE AND FALL TIME MEASUREMENTS. 1.975 4.40
Figure 10. Output Optical Pulse Envelope.
5 4 3 2.5 x 10-10 BER 2 1.0 x 10-12 BER 1 0 -4 -3 -2 -1 0 1 2 3 4
RELATIVE INPUT OPTICAL POWER (dB)
EYE SAMPLING TIME POSITION (ns)
CONDITIONS: 1.TA = +25C 2. VCC = 3.3 V to 5 V dc 3. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns. 4. INPUT OPTICAL POWER IS NORMALIZED TO CENTER OF DATA SYMBOL. 5. NOTE 19 AND 20 APPLY.
Figure 11. Relative Input Optical Power vs. Eye Sampling Time Position.
10
-31.0 dBm MIN (PO + 4.0 dB OR -31.0 dBm) PA(PO + 1.5 dB < PA < -31.0 dBm) OPTICAL POWER PO = MAX (PS OR -45.0 dBm) (PS = INPUT POWER FOR BER < 102) INPUT OPTICAL POWER (> 1.5 dB STEP INCREASE) -45.0 dBm ANS _ MAX INPUT OPTICAL POWER (> 4.0 dB STEP DECREASE)
AS _ MAX SIGNAL DETECT OUTPUT SIGNAL _ DETECT (ON) SIGNAL _ DETECT (OFF)
TIME AS _ MAX - MAXIMUM ACQUISITION TIME (SIGNAL). AS _ MAX IS THE MAXIMUM SIGNAL _ DETECT ASSERTION TIME FOR THE STATION. AS _ MAX SHALL NOT EXCEED 100.0 s. THE DEFAULT VALUE OF AS _ MAX IS 100.0 s. ANS _ MAX - MAXIMUM ACQUISITION TIME (NO SIGNAL). ANS _ MAX IS THE MAXIMUM SIGNAL _ DETECT DEASSERTION TIME FOR THE STATION. ANS _ MAX SHALL NOT EXCEED 350 s. THE DEFAULT VALUE OF AS _ MAX IS 350 s.
Figure 12. Signal Detect Thresholds and Timing.
11
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can cause catastrophic damage to the device. Limits apply to each parameter in isolation, all other parameters having values within the recommended operating conditions. It should not be assumed that limiting values of more than one parameter can be applied to the product at the same time. Exposure to the absolute maximum ratings for extended periods can adversely affect device reliability.
Parameter
Storage Temperature Lead Soldering Temperature Lead Soldering Time Supply Voltage Data Input Voltage Differential Input Voltage Output Current
Symbol
TS TSOLD tSOLD VCC VI VD IO
Min.
-40
Typ.
Max.
+100 +260 10
Unit
C C sec. V V V mA
Reference
-0.5 -0.5
7.0 VCC 1.4 50
Note 1
Recommended Operating Conditions
Parameter
Ambient Operating Temperature HFBR-5803/5803T HFBR-5803A/5803AT Supply Voltage Data Input Voltage - Low Data Input Voltage - High Data and Signal Detect Output Load
Symbol
TA TA VCC VCC VIL - VCC VIH - VCC RL
Min.
0 -10 3.135 4.75 -1.810 -1.165
Typ.
Max.
+70 +85 3.5 5.25 -1.475 -0.880
Unit
C C V V V V W
Reference
Note A Note B
50
Note 2
Notes: A. Ambient Operating Temperature corresponds to transceiver case temperature of 0C mininum to +85 C maximum with necessary airflow applied. Recommended case temperature measurement point can be found in Figure 2. B. Ambient Operating Temperature corresponds to transceiver case temperature of -10 C mininum to +100 C maximum with necessary airflow applied. Recommended case temperature measurement point can be found in Figure 2.
Transmitter Electrical Characteristics (HFBR-5803/5803T: TA = 0C to +70C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V) (HFBR-5803A/HFBR-5803AT: TA = -10C to +85C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V)
Parameter
Supply Current Power Dissipation at VCC = 3.3 V at VCC = 5.0 V Data Input Current - Low Data Input Current - High
Symbol
ICC PDISS PDISS IIL IIH
Min.
Typ.
133 0.45 0.76
Max.
175 0.6 0.97
Unit
mA W W A
Reference
Note 3
-350
-2 18 350
A
12
Receiver Electrical Characteristics (HFBR-5803/5803T: TA = 0C to +70C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V) (HFBR-5803A/HFBR-5803AT: TA = -10C to +85C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V)
Parameter
Supply Current Power Dissipation at VCC = 3.3 V at VCC = 5.0 V Data Output Voltage - Low Data Output Voltage - High Data Output Rise Time Data Output Fall Time Signal Detect Output Voltage - Low Signal Detect Output Voltage - High Signal Detect Output Rise Time Signal Detect Output Fall Time
Symbol
ICC PDISS PDISS VOL - VCC VOH - VCC tr tf VOL - VCC VOH - VCC tr tf
Min.
Typ.
87 0.15 0.3
Max.
120 0.25 0.5 -1.620 -0.880 2.2 2.2 -1.620 -0.880 2.2 2.2
Unit
mA W W V V ns ns V V ns ns
Reference
Note 4 Note 5 Note 5 Note 6 Note 6 Note 7 Note 7 Note 6 Note 6 Note 7 Note 7
-1.840 -1.045 0.35 0.35 -1.840 -1.045 0.35 0.35
Transmitter Optical Characteristics (HFBR-5803/5803T: TA = 0C to +70C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V) (HFBR-5803A/HFBR-5803AT: TA = -10C to +85C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V)
Parameter
Output Optical Power 62.5/125 m, NA = 0.275 Fiber Output Optical Power 50/125 m, NA = 0.20 Fiber Optical Extinction Ratio Output Optical Power at Logic "0" State Center Wavelength Spectral Width - FWHM Spectral Width - nm RMS Optical Rise Time Optical Fall Time Duty Cycle Distortion Contributed by the Transmitter Data Dependent Jitter Contributed by the Transmitter Random Jitter Contributed by the Transmitter PO ("0") lC Dl tr tf DCD DDJ RJ 0.6 0.6 1270 1308 147 63 1.9 1.6 3.0 3.0 0.6 0.6 0.69 BOL EOL BOL EOL PO
Symbol
PO
Min.
-19 -20 -22.5 -23.5
Typ.
Max.
-14 -14
Unit
dBm avg. dBm avg. % dBm avg. nm nm ns ns ns p-p ns p-p ns p-p
Reference
Note 11 Note 11 Note 12 Note 13 Note 14 Note 14 Figure 9 Note 14, 15 Figure 9, 10 Note 14, 15 Figure 9, 10 Note 16 Note 17 Note 18
0.05
0.2 -45 1380
13
Receiver Optical and Electrical Characteristics (HFBR-5803/5803T: TA = 0C to +70C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V) (HFBR-5803A/HFBR-5803AT: TA = -10C to +85C, VCC = 3.135 V to 3.5 V or 4.75 V to 5.25 V)
Parameter
Input Optical Power Minimum at Window Edge Input Optical Power Minimum at Eye Center Input Optical Power Maximum Operating Wavelength Duty Cycle Distortion Contributed by the Receiver Data Dependent Jitter Contributed by the Receiver Random Jitter Contributed by the Receiver Signal Detect - Asserted Signal Detect - Deasserted Signal Detect - Hysteresis Signal Detect Assert Time (off to on) Signal Detect Deassert Time (on to off)
Symbol
PIN Min. (W) PIN Min. (C) PIN Max. l DCD DDJ RJ PA PD PA - PD AS_Max ANS_Max
Min.
Typ.
-33.9 -35.2
Max.
-31 -31.8
Unit
dBm avg. dBm avg. dBm avg.
Reference
Note 19 Figure 11 Note 20 Figure 11 Note 19
-14 1270 1380 0.4 1.0 2.14 PD + 1.5 dB -45 1.5 0 0 2 8 100 350 -33
nm ns p-p ns p-p ns p-p dBm avg. dBm avg. dB s s Note 8 Note 9 Note 10 Note 21, 22 Figure 12 Note 23, 24 Figure 12 Figure 12 Note 21, 22 Figure 12 Note 23, 24 Figure 12
Notes: 1. This is the maximum voltage that can be applied across the Differential Transmitter Data Inputs to prevent damage to the input ESD protection circuit. 2. The outputs are terminated with 50 W connected to VCC -2 V. 3. The power supply current needed to operate the transmitter is provided to differential ECL circuitry. This circuitry maintains a nearly constant current flow from the power supply. Constant current operation helps to prevent unwanted electrical noise from being generated and conducted or emitted to neighboring circuitry. 4. This value is measured with the outputs terminated into 50 W connected to V CC - 2 V and an Input Optical Power level of -14 dBm average. 5. The power dissipation value is the power dissipated in the receiver itself. Power dissipation is calculated as the sum of the products of supply voltage and currents, minus the sum of the products of the output voltages and currents. 6. This value is measured with respect to VCC with the output terminated into 50 W connected to VCC - 2 V. 7. The output rise and fall times are measured between 20% and 80% levels with the output connected to VCC -2 V through 50 W. 8. Duty Cycle Distortion contributed by the receiver is measured at the 50% threshold
using an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. The input optical power level is -20 dBm average. See Application Information Transceiver Jitter Section for further information. 9. Data Dependent Jitter contributed by the receiver is specified with the FDDI DDJ test pattern described in the FDDI PMD Annex A.5. The input optical power level is 20 dBm average. See Application Information - Transceiver Jitter Section for further information. 10. Random Jitter contributed by the receiver is specified with an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. The input optical power level is at maximum "PIN Min. (W)". See Application Information - Transceiver Jitter Section for further information. 11. These optical power values are measured with the following conditions: * The Beginning of Life (BOL) to the End of Life (EOL) optical power degradation is typically 1.5 dB per the industry convention for long wavelength LEDs. The actual degradation observed in Agilent's 1300 nm LED products is < 1 dB, as specified in this data sheet. * Over the specified operating voltage and temperature ranges.
With HALT Line State, (12.5 MHz squarewave), input signal. * At the end of one meter of noted optical fiber with cladding modes removed. The average power value can be converted to a peak power value by adding 3 dB. Higher output optical power transmitters are available on special request. 12. The Extinction Ratio is a measure of the modulation depth of the optical signal. The data "0" output optical power is compared to the data "1" peak output optical power and expressed as a percentage. With the transmitter driven by a HALT Line State (12.5 MHz square-wave) signal, the average optical power is measured. The data "1" peak power is then calculated by adding 3 dB to the measured average optical power. The data "0" output optical power is found by measuring the optical power when the transmitter is driven by a logic "0" input. The extinction ratio is the ratio of the optical power at the "0" level compared to the optical power at the "1" level expressed as a percentage or in decibels. 13. The transmitter provides compliance with the need for Transmit_Disable commands from the FDDI SMT layer by providing an Output Optical Power level of < -45 dBm average in response to a logic "0" input. This specification applies to either 62.5/125 m or 50/125 m fiber cables.
*
14
14. This parameter complies with the FDDI PMD requirements for the trade-offs between center wavelength, spectral width, and rise/ fall times shown in Figure 9. 15. This parameter complies with the optical pulse envelope from the FDDI PMD shown in Figure 10. The optical rise and fall times are measured from 10% to 90% when the transmitter is driven by the FDDI HALT Line State (12.5 MHz square-wave) input signal. 16. Duty Cycle Distortion contributed by the transmitter is measured at a 50% threshold using an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. See Application Information - Transceiver Jitter Performance Section of this data sheet for further details. 17. Data Dependent Jitter contributed by the transmitter is specified with the FDDI test pattern described in FDDI PMD Annex A.5. See Application Information - Transceiver Jitter Performance Section of this data sheet for further details. 18. Random Jitter contributed by the transmitter is specified with an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. See Application Information Transceiver Jitter Performance Section of this data sheet for further details. 19. This specification is intended to indicate the performance of the receiver section of the transceiver when Input Optical Power signal characteristics are present per the following definitions. The Input Optical Power dynamic range from the minimum level (with a window time-width) to the maximum level is the range over which the receiver is guaranteed to provide output data with a Bit Error Ratio (BER) better than or equal to 2.5 x 10 -10. * At the Beginning of Life (BOL) * Over the specified operating temperature and voltage ranges * Input symbol pattern is the FDDI test pattern defined in FDDI PMD Annex A.5 with 4B/5B NRZI encoded data that contains a duty cycle base-line wander effect of 50 kHz. This sequence causes a near worst case condition for intersymbol interference. * Receiver data window time-width is 2.13 ns or greater and centered at mid-symbol. This worst case window time-width is the minimum allowed eye-opening presented to the FDDI PHY PM._Data indication input (PHY input) per the example in FDDI PMD Annex E. This minimum window time-width of 2.13 ns is based upon the worst case FDDI PMD Active Input Interface optical conditions for peak-to-peak DCD (1.0 ns), DDJ (1.2 ns) and RJ (0.76 ns) presented to the receiver. To test a receiver with the worst case FDDI PMD Active Input jitter condition requires exacting control over DCD, DDJ and RJ jitter components that is difficult to implement
20.
21.
22.
23.
24.
with production test equipment. The receiver can be equivalently tested to the worst case FDDI PMD input jitter conditions and meet the minimum output data window time-width of 2.13 ns. This is accomplished by using a nearly ideal input optical signal (no DCD, insignificant DDJ and RJ) and measuring for a wider window time-width of 4.6 ns. This is possible due to the cumulative effect of jitter components through their superposition (DCD and DDJ are directly additive and RJ components are rms additive). Specifically, when a nearly ideal input optical test signal is used and the maximum receiver peak-to-peak jitter contributions of DCD (0.4 ns), DDJ (1.0 ns), and RJ (2.14 ns) exist, the minimum window time-width becomes 8.0 ns -0.4 ns - 1.0 ns 2.14 ns = 4.46 ns, or conservatively 4.6 ns. This wider window time-width of 4.6 ns guarantees the FDDI PMD Annex E minimum window time-width of 2.13 ns under worst case input jitter conditions to the Agilent receiver. * Transmitter operating with an IDLE Line State pattern, 125 MBd (62.5 MHz square-wave), input signal to simulate any cross-talk present between the transmitter and receiver sections of the transceiver. All conditions of Note 19 apply except that the measurement is made at the center of the symbol with no window time-width. This value is measured during the transition from low to high levels of input optical power. The Signal Detect output shall be asserted within 100 s after a step increase of the Input Optical Power. The step will be from a low Input Optical Power, - -45 dBm, into the range between greater than PA, and -14 dBm. The BER of the receiver output will be 10-2 or better during the time, LS_Max (15 s) after Signal Detect has been asserted. See Figure 12 for more information. This value is measured during the transition from high to low levels of input optical power. The maximum value will occur when the input optical power is either -45 dBm average or when the input optical power yields a BER of 10-2 or larger, whichever power is higher. Signal detect output shall be de-asserted within 350 s after a step decrease in the Input Optical Power from a level which is the lower of; -31 dBm or P D + 4 dB (PD is the power level at which signal detect was deasserted), to a power level of -45 dBm or less. This step decrease will have occurred in less than 8 ns. The receiver output will have a BER of 10 -2 or better for a period of 12 s or until signal detect is de-asserted. The input data stream is the Quiet Line State. Also, signal detect will be deasserted within a maximum of 350 s after the BER of the receiver output degrades
above 10-2 for an input optical data stream that decays with a negative ramp function instead of a step function. See Figure 12 for more information.
15
www.agilent.com/ semiconductors
For product information and a complete list of distributors, please go to our web site. For technical assistance call: Americas/Canada: +1 (800) 235-0312 or (408) 654-8675 Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6756 2394 India, Australia, New Zealand: (+65) 6755 1939 Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only) Korea: (+65) 6755 1989 Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044 Taiwan: (+65) 6755 1843 Data subject to change. Copyright (c) 2003 Agilent Technologies, Inc. Obsoletes: 5988-9313EN March 1, 2005 5989-2604EN

▲Up To Search▲

Price & Availability of HFBR-5803

	To Download HFBR-5803 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .